Chip-Package Co-Design Methodology for Global (PDF)
نویسندگان
چکیده
This paper proposes a global methodology combining electromagnetic (EM) analysis with chip power switching macro-modeling for accurate co-design of re-distribution layers (RDLs). Differences between segregated approach (where Chip, RDL and package are analysed separately and then combined following cascade techniques) and integrated/global approach (where Chip, RDL and package are analysed as one whole entity) are quatified, yielding suggested guidelines. The proposed methodologies are applied to real-world NXP-Semiconductors multi-die systems, and correlations with time-domain and frequency-domain measurements are discussed for dedicated test carriers. Keywords— Chip-Package-Board Co-Analysis/Co-Simulation, Re-Distribution Layers Modeling and Co-Design, Power-and Signal Integrity, EMI/EMC Modeling, Frequency-domain/Time-domain characterizations.
منابع مشابه
IC-PACKAGE THERMAL CO-ANALYSIS IN 3D IC ENVIRONMENT Conference paper (PDF)
Power on chip is highly temperature dependent in deep sub-micron VLSI. With increasing power density in modern 3D-IC and SiP, thermal induced reliability and performance issues such as leakage power and electromigration must be taken into consideration in the system level design. This paper presents a new methodology and its applications to accurately and efficiently predict power and temperatu...
متن کاملCHIP-PKG-PCB Co-Design Methodology
For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration i...
متن کاملDesignCon 2009 Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design
A broadband analysis methodology is described for the design of a power distribution system (PDS) for high-speed IO, including chip, package and board. Rather than a traditional time-domain simulation, the IO PDS is characterized through frequency domain impedances, accounting for the PDS coupling that drives simultaneous switching effects for adjacent IO cells. Chip-package-board co-simulation...
متن کاملWorst Case Switching Pattern for Core Noise Analysis (PDF)
This paper demonstrates an optimum methodology to capture the worst case switching activity when performing the power integrity analysis for the core power of ASIC. The key approach is to capture the resonant frequency of the complete power delivery network (PDN), including the chip, package and board. From the FFT of the switching activity, the worst case pattern can be obtained by identifying...
متن کاملISRN KTH/IMIT/LECS/AVH-05/09-SE Concurrent Chip and Package Design for Radio and Mixed-Signal Systems
The advances in VLSI and packaging technologies enable us to integrate a whole system on a single chip (SoC) or on a package module. In these systems, analog/RF electronics, digital circuitries, and memories coexist. This new technology brings us new freedom for system integration as well as new challenges in system design and implementation. To fully utilize the benefits of these new hardware ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008